Introduction
The LHC high-luminosity upgrade will start after 2022 and will provide an instantaneous luminosity of approximately 7.5×10 34 Hz/cm. ATLAS aims at integrating 3 ab -1 in this phase. As of today, a full picture of the achievable analyses
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ATLAS Detector Upgrades: Phases 0 and 1
The upgrade of the ATLAS TDAQ system will happen incrementally through the LHC upgrade phases. The just concluded Phase 0 has been characterized by the merging of the two HLT stages into one single entity, the inclusion of topological capabilities in the Level 1 trigger hardware and the improved pile-up suppression of the Level 1 calorimetric trigger hardware. In Phase 1 (2019), this suppression will be further enhanced by refining the granularity of the clustering algorithm (see figure to the right).
ITk: The ATLAS Inner Tracker for High Luminosity
Phase II upgrades will face an average event pile-up of 200, with 25ns LHC bunch spacing and an equivalent fluence at the innermost layers of the detector equivalent to 2-3×10 16 neutrons/cm 2 . Emphasis will therefore be on further reducing fake rates and improving detector resolution to maintain physics efficiency and maximize background
The ATLAS inner tracker (ITk) will be completely replaced with a lighter detector extending to higher rapidities. It will be a full silicon-based device to allow the interception of charged tracks in at least 14 points ( Figure 6 ).
ITk Readout Latencies

Off-Detector Processing
Conclusions
The strip tracker readout is based on the "ABC130" ASIC, where a double-buffer architecture has been implemented to reflect the two hardware trigger levels. Upon L0 acceptance an RoI map identifies subsets of data from the Level 1 buffer which are readout prior to Level 1 acceptance. Depending
The Large Hadron Collider upgrade program foresees (besides the already concluded one) two major long shutdowns (LS2 and LS3) allowing in this regime cannot be drawn. However this upgrade will definitely give ATLAS access to large fraction of the SUSY phase space and will expand its Higgs physics reach. L~1.6×10 34 L~2-3×10 34 L~7.5×10 34
The ATLAS Trigger System
The ATLAS trigger and data acquisition system feeds off the detector's front-end electronics and proceeds in two major stages. These correspond to the hardware (Level 1) and software (HLT: High Level Trigger) steps of its trigger path. In Run I the High Level Trigger was organized in a two-level (Level 2 and Event Filter) pipeline. Upon event acceptance, the Level 1 primitives are communicated to the HLT as "Regions of Interest" (RoI). These identify geometrical sub-regions of the ATLAS detector that can be identified and read-out by the early HLT stages without having to process the full detector information.
Schematic diagram of the ATLAS Run I TDAQ system.
In parallel to the trigger decision stages, data is read-out, merged and built into a single "event" entity and output to permanent storage. The ATLAS trigger will evolve into a much higher performance system by the end of Phase 2 upgrades.
is expected for instance to increase to the level of <µ>~200.
Because of such conditions and in order to prepare for the unforeseen, the design of the ATLAS trigger system aims to implement sufficient redundancy to be robust and flexible. The trigger primitives relevant to the 3 ab -1 physics program are hard to predict but will most likely focus on objects in proximity to the electroweak scale. In order to gain full trigger efficiency at those scales, it is imperative to have the ability to identify and select events with leptons at momenta of the order of 10 GeV. The L1Track project will implement hardware-based charged track reconstruction to obtain 5× background reduction for single leptons through track matching. With a target of 95% signal efficiency, this will provide a flexible key instrument for rate control at early trigger stages. In order to attain this efficiency, tracks must be reconstructed with high-efficiency for pT≥4GeV.
The figure on the left shows an example (ATL-PHYS-PUB-2013-011) of how much ATLAS expects to extend its reach in the direct neutralino search. For the gauge-boson mediated 3-lepton final state the figure reports (in orange) the current Run I limit next to the expected reach with 0.3 ab -1 and 3 ab -1 .
As for Higgs physics, the figure on the right shows a simulation of the expected observable signal in the ATLAS detector for the rare H➝µµ decay: a 7σ 0.3% S/B observation is expected with 3 ab -1 of integrated luminosity. In order to reach the required instantaneous luminosities, ATLAS will need to face challenging conditions: event pile-up
The ATLAS muon trigger system is being progressively enhanced too: in Phase 0 the "extended barrel" muon (1.0≤|η|≤1.3) trigger fake rejection will be improved thanks to the coincidence with muon identification in the hadronic calorimeter ("tile Extended-Barrel" inset in the picture). A New Small Wheel muon detector will then be introduced in Phase 1, strenghtening the fake muon rejection of the ATLAS forward muon calorimeters (TGC).
Cross-sectional view of the ATLAS detector in r-z, exemplifying the various phases of the muon trigger system upgrade r-z layout of the upgraded ATLAS inner tracker for Phase II
The innermost layers will be based on 25×approximately 638×10 6 (compared to the current 80×10 6 pixels of 50×400 µm 2 ). The outer ITk layers will be made of double-sided silicon strip detectors with 74.5 µm spaced strips (at 40 mrad stereo angle) ranging in >=14 hits per track Occupancy < ~1% length from 2.45 cm to 4.9 cm, for a total of ~74×10 6 strips. ITk will be readout at 1MHz rate.
ITk Regional Readout
Early Muon Seed
R3 Regions
The same RoI approach already introduced in the ATLAS trigger system provides a potential solution to the maximum read-out rate of the outer ITk layers: if "fast" trigger primitives can be identified early enough, these can be used to "seed" the read-out of specific ITk regions at high rate. A first decision can then be taken with this reduced
Illustration of the regional read-out concept: a "Level 0" primitive (in this case a muon, in red) identifies sub-regions in the detector that can be selectively read-out.
information, allowing the full-ITk read-out to be delayed to a later trigger stage. This approach would effectively introduce a new trigger level (Level 0).
The option of a Level 0 read-out would split the ATLAS hardware trigger in two stages (Level 0 and Level 1, see figure in the left column): the Phase 1 decision system will be fed by a Level 0 decision based on "fast" calorimetric and muonic primitives. These -in the hypothesis of regional seeding of the L1Track device -will identify Level 0 RoIs for regional track identification in time for Level 1 decision. The resulting constraints for L1Track will therefore be:
■ 24µs total decision latency (L0A→L1A) subdivided in: ■ 6µs for regional ITk readout requests (RRR or R3) ■ 12µs-15µs for track identification+reconstruction ■ 3µs-6µs for data propagation and global Level 1 decision Can L1Track fit in this timing budget at HL-LHC occupancies? rejection. The ATLAS software and computing infrastructure will have to be re-designed to cope with this regime, accompanied by the renovation of the LAr calorimeter, the muon drift chamber and the installation of additional shielding.
HL ATLAS Trigger Architecture § HL-LHC will require a significant redesign of the ATLAS detector and TDAQ system § Better rejection at early trigger stages will be essential to cope with the harsh pile-up conditions § L1Track will provide essential rejection through hardware based track reconstruction § ATLAS constraints of L1A≲400kHz and L1 Latency≲30µs make the L0/L1 approach optimal/necessary and the use of RoI-based L1Track possible § L0/L1 approach with Regional Strip detector readout gives flexibility § Full Pixel readout at 1MHz may add flexibility, but not studied yet § An ITk readout latency of 6µs seems achievable § First pattern recognition results, using Strips only, indicate that the FTK concept would work well also for L1Track at HL-LHC
RoI-less Approach
An alternative RoIless approach is being considered, based on the possibility of modifying the ITK design to include Double strip layers to identify track "stubs" to be combined. This would reduce the scale of the single-layer hit combinatorics early in the track-finding stage, hierarchically reducing the data flow as the pattern recognition moves from single-layer hits to track stubs to full tracks. Effectively, the stub inclination relative to the double-strip system acts as an approximate measurement of momentum ("p T filtering"). Combining 2-3 stubs introduces further p T discrimination. Due to the non-negligible impact in the ITK design, a decision on this approach will have to be taken by Q1 2016.
Illustration of the RoI-less approach, based on the correlation of two adjacent detector layers.
detector and machine upgrades. These are interspersed between collision periods for physics (Run I-IV). The high-luminosity phase corresponds to Run IV and requires such an extensive upgrade program to be considered in many respects a new project. Significant R&D programs are under way to maximally exploit this phase.
Physics Performance
Studies have been performed so far mostly on the implementation of track finding and fitting based on the architecture and ASIC strategy of the Fast TracK project [ATLAS-TDR-02]: pattern recognition is based on "associative memories", with each location corresponding to a coarse resolution pattern of "superstrips" (coarser bins of strips) on the ITK layers. Tracks are then fitted with a linear FPGA-based algorithm. The number of associative memory locations needed has been studied by simulating O(100M) single muons in a volume corresponding to about 1/800 th of ITK. Preliminary studies based on the use of the strip detector information alone show that O(10 9 ) patterns is needed for full ITK coverage (adding up to 10 ATCA shelves based on FTK hardware projections). Many more details (use of pixel layers, detailed hardware design) are under study and will be defined in the coming months.
Left: comparison for single-lepton, multi-lepton, hadronic and tau rates expected at L0 and L1 with ATLAS in the HL-LHC regime. Track matching typically reduces raw rates by ×2-×5. Below: overall expected L0 and L1 trigger rates for each category. All trigger rates extrapolations are preliminary. More accurate estimates will be likely included in the consolidations of the upgrade proposals (Q1 2016-Q4 2017 
